Pramod
74
reputation
8
RTL Design Engineer with 2 years experience in Memory Testchips, FPGA designs and 4 years in networking ASIC designs.