

Basic CPU – Control Path

Copyright (c) 2025 Young W. Lim.


Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".

Based on 컴퓨터구조론 (개정 6 판), 김종현 , 생능출판사
(Computer Architecture, 6th ed, Jonghyun Kim, Life & Power Press, Korea)


Please send corrections (or suggestions) to youngwlim@hotmail.com.

This document was produced by using LibreOffice and Octave.


Data Path



2:1 Multiplexer






$Y = B$ when $S = 1$
 $Y = A$ when $S = 0$





$Y = A$ when $S = 1$
 $Y = B$ when $S = 0$

0, 1 are labels
for the two inputs,
one of which are
to be selected by S


Using D FlipFlops





Using D FlipFlops with a MUX





when $load = 1$




when $load = 0$





Using D FlipFlops with an XOR





when toggle =1




when toggle =0




Using D FlipFlops with a MUX and an XOR



when load = 1




when load = 0 & toggle = 1







when load = 0 & toggle = 0



Using D FlipFlops







D FlipFlop




D FlipFlop with a load input




D FlipFlop with a toggle input




A Binary Counter using D FlipFlops (1)



$$D_0 = \overline{Q_0}$$





$$D_1 = \overline{Q_1} \quad \text{when } Q_0$$
$$D_1 = Q_1 \quad \text{otherwise}$$





$$D_2 = \overline{Q_2} \quad \text{when } Q_1 Q_0$$
$$D_2 = Q_2 \quad \text{otherwise}$$



A Binary Counter using D FlipFlops (2)




A Binary Counter using D FlipFlops (3)




A Binary Counter using D FlipFlops (4)




A Register using DFF



A Binary Counter using DFF





Data Path



DFF

Rising Edge DFF



Ideal timing :
just before the edge, read the value of D
just after the edge, write it to Q

Actual Timing:
D and Q are delayed
D should not change during (t_{setup} , t_{hold}) time
 $t_{\text{edge}} - t_{\text{setup}} < t < t_{\text{edge}} + t_{\text{hold}}$



```
library ieee;  
use ieee.std_logic_1164.all;
```

```
entity DFF is  
  port (  
    clk : in std_logic ;  
    D   : in std_logic ;  
    Q   : out std_logic  
  );  
end DFF;
```

```
architecture behav of DFF is  
begin  
  process (clk)  
  begin  
    if rising_edge (clk) then  
      Q <= D;  
    end if;  
  end process;  
end behav;
```

DFF with Asynchronous Reset

Rising Edge DFF with Asynch Reset




```
library ieee;  
use ieee.std_logic_1164.all;
```

```
entity DFF_rst is  
    port (  
        clk : in  std_logic ;  
        rst : in  std_logic ;  
        D   : in  std_logic ;  
        Q   : out std_logic  
    );  
end DFF_rst;
```


```
architecture behav of DFF_rst is  
begin  
    process (clk ,rst)  
    begin  
        if rst = '0' then  
            Q <= '0';  
        elsif rising_edge (clk) then  
            Q <= D;  
        end if;  
    end process;  
end behav;
```

ALU – Ripple Carry Adder



ALU – Full Adder

Full Adder



Control signals

T0	Fetch t_0 cycle	PCin	Inbound to PC
T1	Fetch t_1 cycle	ACin	Inbound to AC
T2	Fetch t_2 cycle	IRin	Inbound to IR
T3	Execution t_3 cycle	MARin	Inbound to MAR
T4	Execution t_4 cycle	MBRin	Inbound to MBR
T5	Execution t_5 cycle		
T3 · load	LOAD Execution t_3 cycle	PCout	Outbound from PC
T4 · load	LOAD Execution t_4 cycle	ACout	Outbound from AC
T5 · load	LOAD Execution t_5 cycle	IRout	Outbound from IR
		MARout	Outbound from MAR
		MBRout	Outbound from MBR
T3 · sta	STA Execution t_3 cycle		
T4 · sta	STA Execution t_4 cycle		
T5 · sa	STA Execution t_5 cycle		
T3 · add	ADD Execution t_3 cycle	PCId	To write to PC
T4 · add	ADD Execution t_4 cycle	ACId	To write to AC
T5 · add	ADD Execution t_5 cycle	IRId	To write to IR
		MARId	To write to MAR
		MBRId	To write to MBR
T3 · jump	JUMP Execution t_3 cycle		
T4 · jump	JUMP Execution t_4 cycle		
T5 · jump	JUMP Execution t_5 cycle		

Instruction Cycles (1)

FETCH

$t_0 : \text{MAR} \leftarrow \text{PC}$

$t_1 : \text{MBR} \leftarrow M[\text{MAR}], \text{PC} \leftarrow \text{PC} + 1$

$t_2 : \text{IR} \leftarrow \text{MBR}$

EXECUTION:LOAD *addr*

$t_0 : \text{MAR} \leftarrow \text{IR}(\text{addr})$

$t_1 : \text{MBR} \leftarrow M[\text{MAR}]$

$t_2 : \text{AC} \leftarrow \text{MBR}$

EXECUTION:ADD *addr*

$t_0 : \text{MAR} \leftarrow \text{IR}(\text{addr})$

$t_1 : \text{MBR} \leftarrow M[\text{MAR}]$

$t_2 : \text{AC} \leftarrow \text{AC} + \text{MBR}$

EXECUTION:STA *addr*

$t_0 : \text{MAR} \leftarrow \text{IR}(\text{addr})$


$t_1 : \text{MBR} \leftarrow \text{AC}$

$t_2 : M[\text{MAR}] \leftarrow \text{MBR}$



EXECUTION:JUMP *addr*

$t_0 : \text{PC} \leftarrow \text{IR}(\text{addr})$


Instruction Cycles (2)




One Hot Method



Start Pulse



Instruction Set Architecture



Instruction Decoder

	OP code	
LOAD	1	<i>addr</i>
STA	2	<i>addr</i>
ADD	5	<i>addr</i>
JUMP	8	<i>addr</i>

4-bit

fixed length (16-bit)

0001

$$\text{load} = \overline{\text{IR}[15]} \cdot \overline{\text{IR}[14]} \cdot \overline{\text{IR}[13]} \cdot \text{IR}[12]$$

0010




$$\text{sta} = \overline{\text{IR}[15]} \cdot \overline{\text{IR}[14]} \cdot \text{IR}[13] \cdot \overline{\text{IR}[12]}$$

0101


$$\text{add} = \overline{\text{IR}[15]} \cdot \text{IR}[14] \cdot \overline{\text{IR}[13]} \cdot \text{IR}[12]$$

1000

$$\text{jump} = \text{IR}[15] \cdot \overline{\text{IR}[14]} \cdot \overline{\text{IR}[13]} \cdot \overline{\text{IR}[12]}$$





Bus using Tri-State Buffers



E	A	Y
0	0	Z
0	1	Z
1	0	0
1	1	1


Floating, high impedance, open, high Z

- Floating output might be
0, 1, or somewhere in between
- a voltmeter won't indicate
whether a node is floating




No contention

Bus using Tri-State Buffers



No contention



No contention

Contention X


Contention:

a circuit tries to drive output to 1 and 0


- actual value somewhere in between
- could be 0, 1, or in forbidden zone
- might change with
voltage, temperature, time, noise
- often causes excessive power dissipation

• Warnings:


- Contention usually indicates a bug.
- X is used for “don’t care” in K-map and contention - look at the context to tell them apart



Internal Bus using Tri-State Buffers



Internal Bus Examples (1)





FETCH

$t_0 : \text{MAR} \leftarrow \text{PC}$

$t_1 : \text{MBR} \leftarrow M[\text{MAR}], \text{PC} \leftarrow \text{PC} + 1$

$t_2 : \text{IR} \leftarrow \text{MBR}$

Internal Bus Examples (2)



FETCH

t_0 : $MAR \leftarrow PC$

t_1 : $MBR \leftarrow M[MAR], PC \leftarrow PC + 1$

t_2 : $IR \leftarrow MBR$

Instruction Cycles

FETCH

$t_0 : \text{MAR} \leftarrow \text{PC}$
 $t_1 : \text{MBR} \leftarrow M[\text{MAR}], \text{PC} \leftarrow \text{PC} + 1$
 $t_2 : \text{IR} \leftarrow \text{MBR}$

EXECUTION:LOAD addr

$t_3 : \text{MAR} \leftarrow \text{IR}(\text{addr})$
 $t_4 : \text{MBR} \leftarrow M[\text{MAR}]$
 $t_5 : \text{AC} \leftarrow \text{MBR}$

EXECUTION:STA addr

$t_3 : \text{MAR} \leftarrow \text{IR}(\text{addr})$
 $t_4 : \text{MBR} \leftarrow \text{AC}$
 $t_5 : M[\text{MAR}] \leftarrow \text{MBR}$

EXECUTION:ADD addr

$t_3 : \text{MAR} \leftarrow \text{IR}(\text{addr})$
 $t_4 : \text{MBR} \leftarrow M[\text{MAR}]$
 $t_5 : \text{AC} \leftarrow \text{AC} + \text{MBR}$

EXECUTION:JUMP addr

$t_3 : \text{PC} \leftarrow \text{IR}(\text{addr})$

$t_0 : \text{MAR} \leftarrow \text{PC}$
 $t_3 : \text{MAR} \leftarrow \text{IR}(\text{addr})$
 $t_3 : \text{MAR} \leftarrow \text{IR}(\text{addr})$
 $t_3 : \text{MAR} \leftarrow \text{IR}(\text{addr})$

$t_1 : \text{MBR} \leftarrow M[\text{MAR}]$
 $t_4 : \text{MBR} \leftarrow M[\text{MAR}]$
 $t_4 : \text{MBR} \leftarrow \text{AC}$
 $t_4 : \text{MBR} \leftarrow M[\text{MAR}]$

$t_5 : \text{AC} \leftarrow \text{MBR}$
 $t_5 : \text{AC} \leftarrow \text{AC} + \text{MBR}$

$t_2 : \text{IR} \leftarrow \text{MBR}$ *FETCH*

$t_5 : M[\text{MAR}] \leftarrow \text{MBR}$

$t_1 : \text{PC} \leftarrow \text{PC} + 1$
 $t_3 : \text{PC} \leftarrow \text{IR}(\text{addr})$

$t_0 : (\text{FETCH})$
 $t_3 : (\text{EXE LOAD})$
 $t_3 : (\text{EXE STA})$
 $t_3 : (\text{EXE ADD})$

$t_1 : (\text{FETCH})$
 $t_4 : (\text{EXE LOAD})$
 $t_4 : (\text{EXE STA})$
 $t_4 : (\text{EXE ADD})$

$t_5 : (\text{EXE LOAD})$
 $t_5 : (\text{EXE ADD})$



$t_2 : (\text{FETCH})$

$t_5 : (\text{EXE STA})$

$t_1 : (\text{FETCH})$
 $t_3 : (\text{EXE JUMP})$

Inbound Bus Control

t_0 :	MAR	$\leftarrow PC$	(<i>FETCH</i>)	MARId =	MARin = $T0 + T3 \cdot (\text{load} + \text{sta} + \text{add})$
t_3 :	MAR	$\leftarrow IR(addr)$	(<i>EXE LOAD</i>)		
t_3 :	MAR	$\leftarrow IR(addr)$	(<i>EXE STA</i>)		
t_3 :	MAR	$\leftarrow IR(addr)$	(<i>EXE ADD</i>)		
t_1 :	MBR	$\leftarrow M[MAR]$	(<i>FETCH</i>)	MBRId =	MBRin = $T1 + T4 \cdot (\text{load} + \text{sta} + \text{add})$
t_4 :	MBR	$\leftarrow M[MAR]$	(<i>EXE LOAD</i>)		
t_4 :	MBR	$\leftarrow AC$	(<i>EXE STA</i>)		
t_4 :	MBR	$\leftarrow M[MAR]$	(<i>EXE ADD</i>)		
t_5 :	AC	$\leftarrow MBR$	(<i>EXE LOAD</i>)	ACId =	ACin = $T5 \cdot (\text{load} + \text{add})$
t_5 :	AC	$\leftarrow AC + MBR$	(<i>EXE ADD</i>)		
t_2 :	IR	$\leftarrow MBR$	(<i>FETCH</i>)	IRId =	IRin = $T2$
t_5 :	$M[MAR]$	$\leftarrow MBR$	(<i>EXE STA</i>)	MEMwr =	$T5 \cdot \text{sta}$
t_1 :	PC	$\leftarrow PC + 1$	(<i>FETCH</i>)	PCinc =	$T1$
t_3 :	PC	$\leftarrow IR(addr)$	(<i>EXE JUMP</i>)	PCId =	$PCin = T3 \cdot \text{jump}$



Outbound Bus Control

t_0 : MAR	$\leftarrow$ PC	(FETCH)
t_3 : MAR	$\leftarrow$ IR(addr)	(EXE LOAD)
t_3 : MAR	$\leftarrow$ IR(addr)	(EXE STA)
t_3 : MAR	$\leftarrow$ IR(addr)	(EXE ADD)
t_3 : PC	$\leftarrow$ IR(addr)	(EXE JUMP)
t_4 : MBR	$\leftarrow$ AC	(EXE STA)
t_5 : AC	$\leftarrow$ AC + MBR	(EXE ADD)
t_1 : MBR	$\leftarrow$ M[MAR]	(FETCH)
t_4 : MBR	$\leftarrow$ M[MAR]	(EXE LOAD)
t_4 : MBR	$\leftarrow$ M[MAR]	(EXE ADD)
t_2 : IR	$\leftarrow$ MBR	(FETCH)
t_5 : AC	$\leftarrow$ MBR + AC	(EXE ADD)
t_5 : AC	$\leftarrow$ MBR	(EXE LOAD)
t_5 : M[MAR]	$\leftarrow$ MBR	(EXE STA)
t_1 : PC	$\leftarrow$ PC + 1	(FETCH)



PCout = T0

IRout = T3 · (load + sta + add + jump)

ACout = T4 · sta + T5 · add

MEMrd = T1 + T4 · (load + add)

MBRout = T2 + T5 · (add + load + sta)



Instruction Cycles

Instruction Cycles

t_0 : $MAR \leftarrow PC$ (FETCH)

t_3 : $MAR \leftarrow IR(addr)$ (EXE LOAD, EXE STA, EXE ADD)

t_1 : $MBR \leftarrow M[MAR]$ (FETCH, EXE LOAD, EXE ADD)

t_4 : $MBR \leftarrow AC$ EXE STA

t_5 : $AC \leftarrow MBR$ (EXE LOAD)

t_5 : $AC \leftarrow AC + MBR$ (EXE ADD)

t_2 : $IR \leftarrow MBR$ FETCH

t_5 : $M[MAR] \leftarrow MBR$ (EXE STA)

t_1 : $PC \leftarrow PC + 1$ (FETCH)

t_3 : $PC \leftarrow IR(addr)$ (EXE JUMP)

MARin = T0 + T3
MBRin = T1 + T

PCout = T0

References

- [1] <http://en.wikipedia.org/>
- [2] https://en.wikiversity.org/wiki/The_necessities_in_SOC_Design
- [3] https://en.wikiversity.org/wiki/The_necessities_in_Digital_Design
- [4] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Design
- [5] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Architecture
- [6] https://en.wikiversity.org/wiki/The_necessities_in_Computer_Organization
- [7] https://en.wikiversity.org/wiki/Understanding_Embedded_Software
- [8] Digital Systems, Hill, Peterson, 1987
- [9] <http://en.wikipedia.org/>
- [10] <http://www.ele.uri.edu/Courses/ele306/f01/Tinydoc.pdf>