# Data Transfer (4A)

Copyright (c) 2014 - 2020 Young \	W. Lim.			
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled "GNU Free Documentation License".				
lease send corrections (or suggestion	ons) to youngwlim@hotmail.com.			
his document was produced by using	g LibreOffice.			

### Based on

Introduction to ARM Cortex-M Microcontrollers – Embedded Systems, J. W Valvano

## **Memory Objects**

Memory object type	Register	Example operand
Constants in <u>code</u> space	PC	=Constant [PC, #28]
Local variables on the stack	SP	[SP, #0x04]
Global variables in RAM	R0-R12	[R0]
I/O ports	R0-R12	[R0]

### Address loading pseudo-instructions

```
ADRL {cond} Rd, label (address)

ADRL {cond} Rd, expression (address arithmetic)

LDR {cond} Rd, =label (=address)

LDR {cond} Rd, =number (=constant)
```

### ADR Rd, label

#### ADR {cond} Rd, label


**ADR** is to get the address of the literal pool (type constant) to a register.

The literal pool in <u>code</u> area is typically after the <u>end</u> of **functions** 

ADR Rd, label

can be translated into

ADD Rd, pc, #offset




### ADRL Rd, expression

#### ADRL {cond} Rd, expression

The assembler converts an ADRL Rd, label into

two data processing instructions that <u>load the address</u>, if it is in range



## LDR Rd, =label

LDR {cond} Rd, =label (=address)

placing the address label in a literal pool

LDR Rd,=label

LDR Rd, [pc, #offset]

the offset to a literal pool

a full 32-bit label

label

a literal pool

### LDR Rd, =number

LDR {cond} Rd, =number (=constant)

placing the **number** in a literal pool


LDR Rd,=number

LDR Rd, [pc, #offset]

the offset to a literal pool

MOV Rd, #imm16

for a small range number,




#### PC-relative address

ADR / LDR instruction adds or subtracts an offset to the current PC value to form a PC-relative address

at the time of executing a current instruction, **PC** has been advanced by **2** instructions forward (+8)

In ARM state, the value of the PC is the address of the current instruction **plus 8** bytes.



### Getting a label address into a register

```
target:
    .long Oxfeadbeef

adr     r0, target
    adrl     r0, target
ldr     r0, =target
sub     r0, pc, #(.+8-target)
```

- 1) and 2) are very similar and generate **sub r0**, **pc**, **#target**.
- 3) puts a <u>long</u> in a <u>literal pool</u> and loads this

```
via ldr r0, [pc, #offset2]
or it may use a mov r0, #offset2
if the assembler finds it can
(usually an aligned label, like at 0x8000).
```

4) is to manually calculated a full 32-bit absolute address

### ADR / ADRL offsets


#### target:

.long Oxfeadbeef

adr r0, target
adrl r0, target

1) and 2) are very similar and generate **sub r0**, **pc**, **offset** 

In ARM state, the value of the PC is the address of the current instruction **plus 8** bytes.



#### ADR vs ADRL

The difference between **adr** and **adrl** comes from immediate operands.

immediate operands are 8bits rotated by a multiple of two.

So if the address is **far**, you may need to perform <u>two instructions</u> (**adrl**)

adrl will usually be faster than
the ldr variant (ldr =target)
which get a full 32-bits address in the literal pool

#### LDR offset


#### target:

.long Oxfeadbeef

ldr r0, =target

puts a **long** in a **literal** pool to hold a full 32-bit address of **target** and loads this address via **ldr r0**, [pc, #offset2]

Or it may use a **MOV** if the assembler finds it can (usually an aligned label, like at 0x8000).



## Manual computing an address


#### target:

.long Oxfeadbeef

sub r0, pc, #(.+8-target)

In ARM state, the value of the PC is the address of the current instruction **plus 8** bytes.

- address of the current instruction address of the sub ...
- .+8: where the current PC points to






### **ADR Label** Example


```
Access ADR R5, Pi ; R5 points to Pi LDR R6, [R5] ; R6 = 123456 ...

BX LR DCD 123456 ; literal pool
```

Pi the address of the location where the value N is stored



## LDR =number example



### Data Transfer Types

**B** Unsigned 8-bit byte

SB Signed 8-bit byte

**H** Unsigned 16-bit halfword

SH Signed 16-bit halfword

**D** 64-bit data

### **Data Transfer Examples**

### Data Transfer Examples

```
MOV{S}{cond} Rd, <op2>
MOV {cond} Rd, #im16
MVN{S} Rd, <op2>
```

If **S** is specified, the condition code flags are updated on the result of the operation


S cannot be used with 16-bit immediate operand


These belong to data processing instructions

## LDM / STM examples (1)

- ; R0 holds address of first integer in array
- ; R1 holds array's length;
- ; fragment works only if length is multiple of 4

addInts	MOV	R4, #0
addLoop	<b>LDMIA</b>	R0!, { R5-R8 }
	ADD	R5, R5, R6
	ADD	R7, R7, R8
	ADD	R4, R4, R5
	ADD	R4, R4, R7
	SUBS	R1, R1, #4
	BNE	addLoop





## LDM / STM examples (2)


the ARM processor looks into the R0 register for an address.

It loads into **R5** the four bytes starting at that address, into **R6** the next four bytes, into **R7** the next four bytes, and into **R8** the next four bytes.

R5 := 
$$mem_{32}[R0 + 0]$$
  
R6 :=  $mem_{32}[R0 + 4]$   
R7 :=  $mem_{32}[R0 + 8]$   
R8 :=  $mem_{32}[R0 + 12]$ 

Meanwhile, **R0** is stepped forward by 16 bytes, so with the <u>next iteration</u> the **LDMIA** instruction will load the <u>next four words</u> into the registers.

$$R0 := R0 + 12$$



**LDMIA** R0!, { R5-R8 }

## LDM / STM examples (3)

Inside the braces { } can be any list of registers, using dashes to indicate ranges of registers, and using commas to separate ranges.

The order in which the registers are listed is <u>not significant</u>;

Thus, the instruction **LDMIA R0!**, { R1-R4, R8, R11-R12 } will load seven words from memory.

even if we write LDMIA R0!, { R11-R12, R8, R1-R4 }, R1 will receive the first word loaded from memory.

{ R1, R2, R3, R4, R8, R11, R12 }

R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13 (SP)
R14 (LR)
R15 (PC)


R0		
R1		
R2		
R3		
R4		
R5		
R6		
R7		
R8		
R9		
R10		
R11		
R12		
R13 (SP)		
R14 (LR)		
R15 (PC)		

**LDMIA** R0!, { R5-R8 }

## LDM / STM examples (4)

If the exclamation mark! following R0 is omitted, then the address register R0 is <u>not</u> altered R0 would continue pointing to the first integer in the array.

we want R0 to change so that it is pointing to the next four integers for the next iteration, the exclamation point should be included



#### **LDMIA** R0!, { R5-R8 }

equivalent instructions <u>without</u>! **pre-indexed** 

http://www.cburch.com/books/arm/

equivalent instructions with ! post-indexed

## LDM / STM examples (5)

**STMIA** stores several registers into memory.

In the following example, every number in an array is shifted into the next element;

the array <2,3,5,7> becomes <0,2,3,5>.

## LDM / STM examples (6)

; R0 holds address of first integer in array

; R1 holds array's length;

; fragment works only if length is multiple of 4

shift MOV R4, #0 shLoop LDMIA R0, { R5-R8 } **STMIA** MOV R4, R8 **SUBS** R1, R1, #4

R7 **R8** R1= 4\*4 R0!, { R4-R7 } R4 = 0**BNE** shLoop


R0

0

Notice how the **LDMIA** instruction does not have! so that R0 isn't modified.

Thus, the **STMIA** stores into the same range of addresses that were just loaded into the registers.

The STMIA instruction has! because R0 must be modified for the next iteration of the loop.




http://www.cburch.com/books/arm/


R4


**R5** R6

## LDM / STM examples (7)




LDMIA, STMIA Increment after





LDMDA, STMDA
Decrement after



LDMDB, STMDB

Decrement before

## LDM / STM examples (8)

LDMIA, STMIA Increment after

loading from the named address and storing into increasing addresses.

LDMIB, STMIB Increment before

loading from four more than the named address and storing into *increasing* addresses.

LDMDA, STMDA Decrement after

loading from the named address and storing into *decreasing* addresses.

LDMDB, STMDB Decrement before

loading from four less than the named address and storing into *decreasing* addresses.

http://www.cburch.com/books/arm/


7/26/23

## LDM / STM examples (9)

Across all four modes, the highest-numbered register always corresponds to the highest address in memory.

Thus, the instruction **LDMDA R0**, { **R1-R4** } will place R4 into the address named by **R0**, **R3** into **R0** – **4**, and so on.

useful when we want to use a block of unused memory as a stack.



LDMDA, STMDA
Decrement after

### PUSH, POP Synonyms

```
PUSH{cond} reglist
POP{cond} reglist

Synonyms
PUSH = STMDB R13! = STMFD R13!
POP = LDMIA R13! or even LDM = LDMFD R13!
```

#### Assume


the base register SP (R13) the adjusted address written back to the base register

registers are stored on the stack in numerical order with the lowest numbered register at the lowest address.

### Full Descending Stack with SP (=R13)

### PUSH, POP examples


STMDB: Decrement SP Before STR



LDMIA: Increment SP After LDR

### Full Descending Stack with SP (=R13)

### Reglist examples



## Stack Types and Stack Top Operations

```
Stack Types – Semantics
```

$$(F,E) \times (A,D) = \{ FA, FD, EA, ED \}$$
 (Full, Empty) x (Ascending, Descending)

PUSH (STM) / POP (LDM) over an { FA / FD / EA / ED } type stack

**Stack Top Operations** – Syntax

$$(I,D) \times (B,A) = \{ IB, IA, DB, DA \}$$

(Increment, Decrement) x (After, Before)

{ Inc / Dec } stack top operation { Before / After } STM / LDM

## Stack Types





### **Full Ascending Stack**

## **Full Descending Stack**

Default Stack Type, SP (R13)





**Empty Ascending Stack** 

**Empty Descending Stack** 

## $(F_/ E_)$ and $(B/_A)$ reasoning

STMF	If the stack top is <b>full</b>	STM□B	then inc / dec the stack pointer <b>before</b> storing a new element
STME	If the stack top is <b>empty</b>	STM	then inc / dec the stack pointer after storing a new element
LDMF	If the stack top is <b>full</b>	LDM	then inc / dec the stack pointer after getting an element
LDME	If the stack top is <b>empty</b>	LDM□B	then inc / dec the stack pointer <b>before</b> getting an element

$$\square = \left\{ egin{array}{l} \mathsf{Ascend} \\ \mathsf{Descend} \end{array} \right.$$

$$\square = \left\{ egin{array}{l} \mathsf{Inc} \\ \mathsf{Dec} \end{array} 
ight.$$

## (\_A / \_D) and (I\_ / D\_) reasoning

STM To push onto the ascending stack

**STMI** Increment the stack top pointer

STMDD To <u>push</u> onto the **descending** stack

**STMD Decrement** the stack top pointer

LDM To pop from the **ascending** stack

**DMD Decrement** the stack top pointer


LDM To pop from the **descending** stack

**LDMI Increment** the stack top pointer

$$\square = \left\{ egin{array}{l} \mathsf{Full} \\ \mathsf{Empty} \end{array} \right.$$

$$\Box = \left\{ egin{array}{l} \mathbf{Before} \\ \mathbf{After} \end{array} \right.$$

## Block copy view → Stack view



## Stack view → Block copy view



## **Stack View Addressing**

```
STMFA r8! {r0,r1,r4}
                              PUSH(STM) / POP(LDM)
                              on an FA type stack
LDMFA r8! {r0,r1,r4}
STMEA r8! {r0,r1,r4}
                              PUSH(STM) / POP(LDM)
LDMEA r8! {r0,r1,r4}
                              on an EA type stack
STMFD r8! {r0,r1,r4}
                              PUSH(STM) / POP(LDM)
LDMFD r8! {r0,r1,r4}
                              on an FD type stack
STMED r8! {r0,r1,r4}
                              PUSH(STM) / POP(LDM)
LDMED r8! {r0,r1,r4}
                              on an ED type stack
```

Stack Types – Semantics

## **Block Copy Addressing**

```
STMIB r8! {r0,r1,r4}

LDMIB r8! {r0,r1,r4}

STMIA r8! {r0,r1,r4}

LDMIA r8! {r0,r1,r4}

STMDB r8! {r0,r1,r4}

LDMDB r8! {r0,r1,r4}

LDMDA r8! {r0,r1,r4}
```

Do inc stack top operation before STM / LDM

Do **inc** stack top operation **after** STM / LDM

Do **dec** stack top operation **before** STM / LDM

Do **dec** stack top operation **after** STM / LDM

Stack Top Operations – Syntax

## Addressing mode examples (4)

#### References

- [1] ftp://ftp.geoinfo.tuwien.ac.at/navratil/HaskellTutorial.pdf
- [2] https://www.umiacs.umd.edu/~hal/docs/daume02yaht.pdf